
ICS87973I-147
LOW SKEW, 1-TO-12, LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
IDT / ICS LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER
9
ICS87973DYI-147 REV. A DECEMBER 9, 2008
Parameter Measurement Information
LVCMOS Output Load AC Test Circuit
Cycle-to-Cycle Jitter
LVCMOS Static Phase Offset
Differential Input Level
Output Skew
Differential Static Phase Offset
SCOPE
Qx
LVCMOS
GND
VDD,
1.65V±5%
-1.65V±5%
VDDO
VDDA,
V
DDO
2
V
DDO
2
V
DDO
2
tcycle n
tcycle n+1
tjit(cc) =
|tcycle n – tcycle n+1|
1000 Cycles
QA[0:3],
QB[0:3],
QC[0:3],
QSYNC,
QFB
t()
V
DD
2
V
DD
2
t() mean = Static Phase Offset
Where t() is any random sample, and t() mean is the
average of the sampled cycles measured on controlled edges
CLK0,
CLK1
EXT_FB
V
CMR
Cross Points
V
PP
VDD
GND
nCLK
CLK
tsk(o)
Qx
Qy
t()
V
DD
2
V
DD
2
t() mean = Static Phase Offset
Where t() is any random sample, and t() mean is the
average of the sampled cycles measured on controlled edges
nCLK
EXT_FB
nCLK